Talk:Apple A20 Pro

Apple Inc. Low‑importance

	This article is within the scope of WikiProject Apple Inc., a collaborative effort to improve the coverage of Apple, Mac, iOS and related topics on Wikipedia. If you would like to participate, please visit the project page, where you can join the discussion and see a list of open tasks.Apple Inc.Wikipedia:WikiProject Apple Inc.Template:WikiProject Apple Inc.Apple Inc.
Low	This article has been rated as Low-importance on the project's importance scale.

Computing Low‑importance

	This article is within the scope of WikiProject Computing, a collaborative effort to improve the coverage of computers, computing, and information technology on Wikipedia. If you would like to participate, please visit the project page, where you can join the discussion and see a list of open tasks.ComputingWikipedia:WikiProject ComputingTemplate:WikiProject ComputingComputing
Low	This article has been rated as Low-importance on the project's importance scale.

Apple A20 Pro

Latest comment: 1 month ago1 comment1 person in discussion

Please note that once the Apple A20 Pro is announced, only the Apple A20 Pro will be announced; please do not move it to Apple A20. The Apple A20 is slated to launch in spring 2027. Cosmic-840≈ ● ✒️ 14:26, 24 August 2026 (UTC)Reply

CPU µarch

Latest comment: 3 days ago1 comment1 person in discussion

With the not-so-reliable sources we currently have, e.g., Cardyak's microarchitecture block diagram series, it seems like A20's performance core is slightly smaller than its predecessor:

- has a frontend similar to that of the A18, with a 9-wide ARM instruction decoder,
except that it has a µop cache (née trace cache) of unspecified throughput and size, which is new for Apple silicon and only added in A19.

- has a backend with reordering capacity resembling between A17 and A19, depending on where you look.
A17's 9µop retirement throughput, 360 int/420 float physical register file size; A18/19's reorder buffer size.

- has a slightly reduced load/store buffer size.
probably helped by A20's third RAM controller and reduced I/O pressure.

I'm waiting to see if reverse engineering efforts can reveal the capabilities of the µop cache, and for better sources coming online for us to cite. 海盐沙冰 _{/ aka irisChronomia / Talk / Uploads} 09:42, 5 October 2026 (UTC)Reply